Power supply for universal serial bus interface with programmable bus pullup resistor

Patent No. US6996727 (titled "Power supply for universal serial bus interface with programmable bus pullup resistor") on Aug 28, 2000. The application was issued on Feb 7, 2006.

What is this patent about?

'727 is related to the field of power supplies, specifically those used in Universal Serial Bus (USB) interfaces. The background involves providing a stable 3.3V supply to the USB I/O, but conventional designs lack a low-power standby mode, leading to unnecessary current draw when the USB device is idle.

The underlying idea behind '727 is to implement a two-state power supply for USB interfaces. In a normal operating mode, a primary power supply provides the necessary voltage. However, when a low-power mode is desired, this primary supply is shut down, and a secondary, programmable resistor takes over the task of maintaining the bus pull-up, significantly reducing overall current consumption.

The claims of '727 focus on an apparatus with a power supply that generates either a standard voltage level or a power-down voltage level. Crucially, when in the power-down mode, a programmable resistor pulls up a bus pull-up resistor located on a bus external to the power supply. This programmable resistor is controlled by a register that is loaded from a non-volatile memory.

In practice, the non-volatile memory stores trim bits that are loaded into the register. These bits control the resistance of the programmable resistor. This allows the circuit to compensate for process variations in the external bus pull-up resistor, ensuring proper bus operation even when the primary power supply is off. The power supply and programmable resistor are controlled by a power down signal.

This design differentiates itself from prior approaches by introducing a power-down mode where the primary power supply is disabled, and a programmable resistor maintains the bus pull-up. This significantly reduces current consumption compared to traditional designs that keep the primary power supply active even when the USB device is in a standby state. The programmability also allows for compensation of manufacturing variations, improving reliability.

How does this patent fit in bigger picture?

Technical Landscape

In the early 2000s when '727 was filed, at a time when USB interfaces were becoming increasingly prevalent, power management in electronic devices was typically implemented using discrete components or relatively simple linear regulators. When systems commonly relied on external power supplies or basic voltage regulation circuits rather than highly integrated power management solutions, achieving low power consumption in standby mode was non-trivial due to the limitations of available components and control techniques.

Prosecution Position

The disclosed invention provides a power supply architecture that can selectively generate a standard voltage level or a power-down voltage level to reduce current consumption. This architectural shift enables a USB interface to operate with a regulated supply voltage in a standard mode and significantly reduce power consumption in a power-down mode. The technical effect is an on-chip USB power supply with a power-down mode that achieves reduced current consumption, potentially compensating for process variations.

Claims

This patent contains 19 claims, of which claims 1, 17, 18, and 19 are independent. The independent claims generally focus on a power supply apparatus and method for reducing current consumption by using a programmable resistor to pull up a bus pullup resistor when in a power down mode. The dependent claims generally elaborate on specific implementations and features of the power supply, such as the type of interface powered, the use of an indication signal, and the configuration of the programmable resistor.

Key Claim Terms New

Definitions of key terms used in the patent claims.

Term (Source)Support for SpecificationInterpretation
Bus pullup resistor
(Claim 1)
The objects, features and advantages of the present invention include providing a method and/or architecture for a power supply for a Universal Serial Bus (USB) interface that may (i) allow a USB interface and bus pullup resistor to be powered by a power supply which regulates a supply voltage between 3V and 3.6V, while in a standard mode of operation, (ii) allow the power supply to be shut off, forcing power consumption to be severely reduced while in a power down (e.g., standby) mode of operation, (iii) allow a programmable pullup resistor to provide current for a bus pullup resistor, (iv) implement an on chip USB power supply with a power down (standby) mode that may have reduced current consumption, and/or (v) provide compensation for process variations.A resistor on a bus external to the power supply device that is pulled up by a programmable resistor when in the second mode.
Nonvolatile memory
(Claim 1, Claim 17, Claim 18, Claim 19)
The objects, features and advantages of the present invention include providing a method and/or architecture for a power supply for a Universal Serial Bus (USB) interface that may (i) allow a USB interface and bus pullup resistor to be powered by a power supply which regulates a supply voltage between 3V and 3.6V, while in a standard mode of operation, (ii) allow the power supply to be shut off, forcing power consumption to be severely reduced while in a power down (e.g., standby) mode of operation, (iii) allow a programmable pullup resistor to provide current for a bus pullup resistor, (iv) implement an on chip USB power supply with a power down (standby) mode that may have reduced current consumption, and/or (v) provide compensation for process variations.A memory from which a register is loaded to control a programmable resistor.
Power down voltage level
(Claim 1, Claim 17, Claim 18, Claim 19)
The present invention concerns an apparatus comprising a power supply device configured to generate a voltage. The voltage may comprise either (i) a standard voltage level or (ii) a power down voltage level. The power down voltage level may be configured to reduce current consumption.A voltage level that reduces current consumption when the power supply is in a second mode.
Programmable resistor
(Claim 1, Claim 17, Claim 18, Claim 19)
The objects, features and advantages of the present invention include providing a method and/or architecture for a power supply for a Universal Serial Bus (USB) interface that may (i) allow a USB interface and bus pullup resistor to be powered by a power supply which regulates a supply voltage between 3V and 3.6V, while in a standard mode of operation, (ii) allow the power supply to be shut off, forcing power consumption to be severely reduced while in a power down (e.g., standby) mode of operation, (iii) allow a programmable pullup resistor to provide current for a bus pullup resistor, (iv) implement an on chip USB power supply with a power down (standby) mode that may have reduced current consumption, and/or (v) provide compensation for process variations.A resistor that is controlled by a register loaded from a nonvolatile memory and pulls up a bus pullup resistor on a bus external to the power supply device when in the second mode.
Standard voltage level
(Claim 1, Claim 17, Claim 18, Claim 19)
The present invention concerns an apparatus comprising a power supply device configured to generate a voltage. The voltage may comprise either (i) a standard voltage level or (ii) a power down voltage level. The power down voltage level may be configured to reduce current consumption.A voltage level when in a first mode.

Litigation Cases New

US Latest litigation cases involving this patent.

Case NumberFiling DateTitle
1:25-cv-00323Mar 14, 2025Riddell, Inc. V. Certor Sports, Llc

Patent Family

Patent Family

File Wrapper

The dossier documents provide a comprehensive record of the patent's prosecution history - including filings, correspondence, and decisions made by patent offices - and are crucial for understanding the patent's legal journey and any challenges it may have faced during examination.

  • Get instant alerts for new documents

US6996727

Application Number
US09649551A
Filing Date
Aug 28, 2000
Publication Date
Feb 7, 2006
External Links
Slate, USPTO, Google Patents